

Modular Transactions: Bounding Mixed Races in Space and Time

Brijesh Dongol* Radha Jagadeesan[†] James Riely[†]

*University of Surrey, [†]DePaul University


PPoPP 2019

What can a programmer conclude about this code?

```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```

What can a programmer conclude about this code?


```
 $x := 1; y := 1;$  atomic {  $F := 1$  };  $z := 1$ ; if  $w$  then  $x := 2$   
 $\parallel y := 2;$  atomic {  $r := F$  };  $z := 2$ ; if  $r$  then  $w := y - y + x$ 
```



- ▶ Variables initially 0; Reads as shown
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{\text{wr}} / \xrightarrow{\text{xwr}}$ Write-to-Read Dependency (Plain/Transactional)

What can a programmer conclude about this code?


```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```



- ▶ Variables initially 0; Reads as shown
 - ▶ → Program Order
 - ▶ $\xrightarrow{\text{wr}}/\xrightarrow{\text{xwr}}$ Write-to-Read Dependency (Plain/Transactional)
- ▶ Full of races when $\langle R_y? \rangle$, $\langle R_y? \rangle$, $\langle R_x? \rangle$ occur

What can a programmer conclude about this code?


```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```



- ▶ Variables initially 0; Reads as shown
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{\text{wr}} / \xrightarrow{\text{xwr}}$ Write-to-Read Dependency (Plain/Transactional)
- ▶ Full of races when $\langle Ry? \rangle$, $\langle Ry? \rangle$, $\langle Rx? \rangle$ occur
 - ▶ Past race on y (should see same value on both reads)

What can a programmer conclude about this code?


```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```



- ▶ Variables initially 0; Reads as shown
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{\text{wr}} / \xrightarrow{\text{xwr}}$ Write-to-Read Dependency (Plain/Transactional)
- ▶ Full of races when $\langle Ry? \rangle$, $\langle Ry? \rangle$, $\langle Rx? \rangle$ occur
 - ▶ Past race on y (should see same value on both reads)
 - ▶ Current race on z (should not affect x or y)

What can a programmer conclude about this code?


```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```



- ▶ Variables initially 0; Reads as shown
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr}/\xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
- ▶ Full of races when $\langle Ry? \rangle$, $\langle Ry? \rangle$, $\langle Rx? \rangle$ occur
 - ▶ Past race on y (should see same value on both reads)
 - ▶ Current race on z (should not affect x or y)
 - ▶ Future race on w (should not affect x or y)

What can a programmer conclude about this code?


```
x := 1; y := 1; atomic { F := 1 }; z := 1; if w then x := 2  
|| y := 2; atomic { r := F }; z := 2; if r then w := y - y + x
```



- ▶ Variables initially 0; Reads as shown
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr}/\xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
- ▶ Full of races when $\langle Ry? \rangle$, $\langle Ry? \rangle$, $\langle Rx? \rangle$ occur
 - ▶ Past race on y (should see same value on both reads)
 - ▶ Current race on z (should not affect x or y)
 - ▶ Future race on w (should not affect x or y)
 - ▶ Future race on x (read should not see the future)

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
|| $y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr}/\xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr}/\xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\dashv_{ww} \rightarrow$ Write-to-Write Order

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
|| $y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr/xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\xrightarrow{-ww}$ Write-to-Write Order

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
|| $y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr} / \xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\xrightarrow{-ww}$ Write-to-Write Order

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr} / \xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\xrightarrow{-ww}$ Write-to-Write Order

Sequential Consistency (SC)


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr} / \xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\xrightarrow{-ww}$ Write-to-Write Order
 - ▶ $\xrightarrow{...rw}$ Read-to-Write Antidependency

Sequential Consistency (SC)

$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ Execution by interleaving, respecting orders
 - ▶ \longrightarrow Program Order
 - ▶ $\xrightarrow{wr} / \xrightarrow{xwr}$ Write-to-Read Dependency (Plain/Transactional)
 - ▶ $\xrightarrow{-ww}$ Write-to-Write Order
 - ▶ $\xrightarrow{...rw}$ Read-to-Write Antidependency
- ▶ SC Declaratively:
 - ▶ Require union of orders acyclic (CAUSALITY)

Performance Relies On Reordering & Optimization

- Reordering performed in hardware

$x := 1; y := 1 \rightarrow y := 1; x := 1$

Independent Writes

$r := x; q := y \rightarrow q := y; r := x$

Independent Reads

$x := 1; q := y \rightarrow q := y; x := 1$

Store Buffering

$r := x; q := y \rightarrow q := y; r := x$

Load Buffering

Performance Relies On Reordering & Optimization

- ▶ Reordering performed in hardware

$x := 1; y := 1 \rightarrow y := 1; x := 1$

Independent Writes

$r := x; q := y \rightarrow q := y; r := x$

Independent Reads

$x := 1; q := y \rightarrow q := y; x := 1$

Store Buffering

$r := x; q := y \rightarrow q := y; r := x$

Load Buffering

- ▶ Peephole optimization + reordering enables common subexpression elimination, loop invariant code motion, etc

$r := x; q := x \rightarrow r := x; q := x$

Redundant Load

$x := 1; q := x \rightarrow x := 1; q := 1$

Store Forwarding

$x := 1; x := 2 \rightarrow x := 2$

Dead Store

Store Buffering under SC

$$\begin{array}{c} x := 1; q := y \\ \| y := 1; r := x \end{array} \quad \xrightarrow{?} \quad \begin{array}{c} q := y; x := 1 \\ \| r := x; y := 1 \end{array}$$

- ▶ Delay write past nonconflicting read?
 - ▶ Performed by x86-TSO, ARMv8, etc

Store Buffering under SC

$$\begin{array}{c} x := 1; q := y \\ \| y := 1; r := x \end{array} \quad \xrightarrow{?} \quad \begin{array}{c} q := y; x := 1 \\ \| r := x; y := 1 \end{array}$$

- ▶ Delay write past nonconflicting read?
 - ▶ Performed by x86-TSO, ARMv8, etc
- ▶ *Correctness:* Rewrites should not introduce new behavior

Store Buffering under SC

$$\begin{array}{c} x := 1; q := y \\ \| y := 1; r := x \end{array} \quad \xrightarrow{?} \quad \begin{array}{c} q := y; x := 1 \\ \| r := x; y := 1 \end{array}$$

$Wx1 \rightarrow Ry0$


$Wy1 \rightarrow Rx0$

- ▶ Delay write past nonconflicting read?
 - ▶ Performed by x86-TSO, ARMv8, etc
- ▶ *Correctness:* Rewrites should not introduce new behavior

Store Buffering under SC

$$\begin{array}{c} x := 1; q := y \\ \| y := 1; r := x \end{array} \xrightarrow{?} \begin{array}{c} q := y; x := 1 \\ \| r := x; y := 1 \end{array}$$

$$\begin{array}{l} Wx1 \rightarrow Ry0 \\ \text{L}\textcolor{green}{\text{R}}\textcolor{green}{\text{W}} \end{array} \quad \textcolor{red}{X}$$


$$Wy1 \rightarrow Rx0$$

$$\begin{array}{l} Ry0 \rightarrow Wx1 \\ \text{RW}\textcolor{green}{\text{L}} \end{array} \quad \checkmark$$

$$Rx0 \rightarrow Wy1$$

- ▶ Delay write past nonconflicting read?
 - ▶ Performed by x86-TSO, ARMv8, etc
- ▶ *Correctness:* Rewrites should not introduce new behavior

SC-DRF: A Contract Between Programmer & Implementor


$$\begin{aligned} & \textcolor{blue}{x} := 1; \textcolor{green}{y} := 1; \text{atomic } \{ F := 1 \}; \textcolor{red}{z} := 1; \text{if } \textcolor{brown}{w} \text{ then } \textcolor{blue}{x} := 2 \\ \parallel & \textcolor{green}{y} := 2; \text{atomic } \{ r := F \}; \textcolor{red}{z} := 2; \text{if } r \text{ then } \textcolor{brown}{w} := \textcolor{green}{y} - \textcolor{green}{y} + \textcolor{blue}{x} \end{aligned}$$


- ▶ *Happens-Before*

- ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and $\xrightarrow{\text{xwr}}$ but not $\xrightarrow{\text{wr}}$, $\xrightarrow{\text{ww}}$ or $\xrightarrow{\text{rw}}$

SC-DRF: A Contract Between Programmer & Implementor


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and \xrightarrow{xwr} but not $\xrightarrow{\text{wr}}$, $\xrightarrow{-\text{ww}}$ or $\xrightarrow{\dots \text{rw} \dots}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $Wx \xleftrightarrow{\text{hb}} Wx$ $Wx \xleftrightarrow{\text{hb}} Rx$

SC-DRF: A Contract Between Programmer & Implementor


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and $\xrightarrow{\text{xwr}}$ but not $\xrightarrow{\text{wr}}$, $\xrightarrow{\text{ww}}$ or $\xrightarrow{\text{rw}}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $Wx \xleftrightarrow{\text{hb}} Wx$ $Wx \xleftrightarrow{\text{hb}} Rx$


SC-DRF: A Contract Between Programmer & Implementor

$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and \xrightarrow{xwr} but not \xrightarrow{wr} , $\xrightarrow{-ww}$ or $\xrightarrow{\dots rw}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $Wx \xleftrightarrow{\text{hb}} Wx$ $Wx \xleftrightarrow{\text{hb}} Rx$
- ▶ *DRF program: every SC execution is Data Race Free*


SC-DRF: A Contract Between Programmer & Implementor

$$\begin{aligned} & \textcolor{blue}{x} := 1; \textcolor{green}{y} := 1; \text{atomic } \{ F := 1 \}; \textcolor{red}{z} := 1; \text{if } \textcolor{brown}{w} \text{ then } \textcolor{blue}{x} := 2 \\ \parallel & \textcolor{green}{y} := 2; \text{atomic } \{ r := F \}; \textcolor{red}{z} := 2; \text{if } r \text{ then } \textcolor{brown}{w} := \textcolor{green}{y} - \textcolor{green}{y} + \textcolor{blue}{x} \end{aligned}$$


- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and $\xrightarrow{\text{xwr}}$ but not $\xrightarrow{\text{wr}}$, $\xrightarrow{\text{ww}}$ or $\xrightarrow{\text{rw}}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $\text{Wx} \xleftrightarrow{\text{hb}} \text{Wx}$ $\text{Wx} \xleftrightarrow{\text{hb}} \text{Rx}$
- ▶ *DRF program*: every SC execution is Data Race Free
- ▶ *SC-DRF*: DRF program \Rightarrow SC behavior

SC-DRF: A Contract Between Programmer & Implementor


$x := 1; y := 1;$ atomic { $F := 1$ }; $z := 1;$ if w then $x := 2$
 $\parallel y := 2;$ atomic { $r := F$ }; $z := 2;$ if r then $w := y - y + x$



- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and \xrightarrow{xwr} but not $\xrightarrow{\text{wr}}$, $\xrightarrow{\text{ww}}$ or $\xrightarrow{\text{rw}}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $\text{W}x \xleftrightarrow{\text{hb}} \text{W}x$ $\text{W}x \xleftrightarrow{\text{hb}} \text{R}x$
- ▶ *DRF program*: every SC execution is Data Race Free
- ▶ *SC-DRF*: DRF program \Rightarrow SC behavior
 - 😊 No SC data race ever \Rightarrow everything correctly published always

SC-DRF: A Contract Between Programmer & Implementor


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ *Happens-Before*
 - ▶ $\xrightarrow{\text{hb}}$ includes \longrightarrow and \xrightarrow{xwr} but not $\xrightarrow{\text{wr}}$, $\xrightarrow{\text{ww}}$ or $\xrightarrow{\text{rw}}$
- ▶ *Data race: “Incorrect publication”*
 - ▶ $Wx \xleftrightarrow{\text{hb}} Wx$ $Wx \xleftrightarrow{\text{hb}} Rx$
- ▶ *DRF program*: every SC execution is Data Race Free
- ▶ *SC-DRF*: DRF program \Rightarrow SC behavior
 - 😊 No SC data race ever \Rightarrow everything correctly published always
 - 😢 Any SC data race ever \Rightarrow relaxed values/undefined behavior

Local SC-DRF (Dolan, et al, 2018)


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ Let $L = \{x, y\}$ be a set of locations

Local SC-DRF (Dolan, et al, 2018)


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ Let $L = \{x, y\}$ be a set of locations
- ▶ Let σ be an *L-stable point* in an execution
 - ▶ No extension, in any execution, has an *L-race* with σ

Local SC-DRF (Dolan, et al, 2018)


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ Let $L = \{x, y\}$ be a set of locations
- ▶ Let σ be an **L -stable point** in an execution
 - ▶ No extension, in any execution, has an L -race with σ
- ▶ Let ρ be an **extension of σ** in an execution

Local SC-DRF (Dolan, et al, 2018)


$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ Let $L = \{x, y\}$ be a set of locations
- ▶ Let σ be an **L -stable point** in an execution
 - ▶ No extension, in any execution, has an L -race with σ
- ▶ Let ρ be an **extension of σ** in an execution
- ▶ *No SC L -race in $\rho \Rightarrow L$ correctly published in ρ*

Local SC-DRF (Dolan, et al, 2018)

$x := 1; y := 1; \text{atomic } \{ F := 1 \}; z := 1; \text{if } w \text{ then } x := 2$
 $\parallel y := 2; \text{atomic } \{ r := F \}; z := 2; \text{if } r \text{ then } w := y - y + x$



- ▶ Let $L = \{x, y\}$ be a set of locations
- ▶ Let σ be an **L -stable point** in an execution
 - ▶ No extension, in any execution, has an L -race with σ
- ▶ Let ρ be an **extension of σ** in an execution
- ▶ *No SC L -race in $\rho \Rightarrow L$ correctly published in ρ*
- ▶ Ignore races outside L , in past (σ), in future (after ρ)

SC-LDRF: Reordering & Optimization

- ▶ Reordering performed in hardware

 $x := 1; y := 1 \rightarrow y := 1; x := 1$

Independent Writes 😊

 $r := x; q := y \rightarrow q := y; r := x$

Independent Reads 😊

 $x := 1; q := y \rightarrow q := y; x := 1$

Store Buffering 😊

 $r := x; q := y \rightarrow q := y; r := x$

Load Buffering 😟

- ▶ Peephole optimization + reordering enables common subexpression elimination, loop invariant code motion, etc

 $r := x; q := x \rightarrow r := x; q := x$

Redundant Load 😊

 $x := 1; q := x \rightarrow x := 1; q := 1$

Store Forwarding 😊

 $x := 1; x := 2 \rightarrow x := 2$

Dead Store 😊

Load Buffering

$$\begin{array}{c} q := y; \quad x := 1 \\ \| r := x; \quad y := 1 \end{array} \xrightarrow{?} \begin{array}{c} x := 1; \quad q := y \\ \| y := 1; \quad r := x \end{array}$$

$$\begin{array}{c} Ry_1 \rightarrow Wx_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Rx_1 \rightarrow Wy_1 \end{array} \quad \textcolor{red}{X}$$

$$\begin{array}{c} Wx_1 \rightarrow Ry_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Wy_1 \rightarrow Rx_1 \end{array} \quad \textcolor{green}{\checkmark}$$

- ▶ LDRF disables “reading the future”
 - ▶ Require $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)

Load Buffering

$$\begin{array}{c} q := y; \quad x := 1 \\ \| r := x; \quad y := 1 \end{array} \xrightarrow{?} \begin{array}{c} x := 1; \quad q := y \\ \| y := 1; \quad r := x \end{array}$$

$$\begin{array}{c} Ry_1 \rightarrow Wx_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Rx_1 \rightarrow Wy_1 \end{array} \quad \textcolor{red}{X}$$

$$\begin{array}{c} Wx_1 \rightarrow Ry_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Wy_1 \rightarrow Rx_1 \end{array} \quad \textcolor{green}{\checkmark}$$

- ▶ LDRF disables “reading the future”
 - ▶ Require $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
 - ⚠ Requires fences on ARMv8 and PowerPC

Load Buffering

$$\begin{array}{c} q := y; \quad x := 1 \\ \| r := x; \quad y := 1 \end{array} \xrightarrow{?} \begin{array}{c} x := 1; \quad q := y \\ \| y := 1; \quad r := x \end{array}$$

$$\begin{array}{c} Ry1 \rightarrow Wx1 \\ \cancel{\downarrow \swarrow wr} \quad \text{X} \\ Rx1 \rightarrow Wy1 \end{array}$$

$$\begin{array}{c} Wx1 \rightarrow Ry1 \\ \cancel{\downarrow \swarrow wr} \quad \checkmark \\ Wy1 \rightarrow Rx1 \end{array}$$

- ▶ LDRF disables “reading the future”
 - ▶ Require $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
 - :(Requires fences on ARMv8 and PowerPC
 - :(< 1% overhead on ARMv8

Load Buffering

$$\begin{array}{c} q := y; \quad x := 1 \\ \| r := x; \quad y := 1 \end{array} \xrightarrow{?} \begin{array}{c} x := 1; \quad q := y \\ \| y := 1; \quad r := x \end{array}$$

$$\begin{array}{c} Ry_1 \rightarrow Wx_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Rx_1 \rightarrow Wy_1 \end{array} \quad \textcolor{red}{X}$$

$$\begin{array}{c} Wx_1 \rightarrow Ry_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Wy_1 \rightarrow Rx_1 \end{array} \quad \textcolor{green}{\checkmark}$$

- ▶ LDRF disables “reading the future”
 - ▶ Require $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
 - ⌚ Requires fences on ARMv8 and PowerPC
 - 😊 < 1% overhead on ARMv8
 - 😊 Compiler optimization unaffected

Load Buffering

$$\begin{array}{c} q := y; \quad x := 1 \\ \| r := x; \quad y := 1 \end{array} \xrightarrow{?} \begin{array}{c} x := 1; \quad q := y \\ \| y := 1; \quad r := x \end{array}$$

$$\begin{array}{c} Ry_1 \rightarrow Wx_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Rx_1 \rightarrow Wy_1 \end{array} \quad \textcolor{red}{X}$$

$$\begin{array}{c} Wx_1 \rightarrow Ry_1 \\ \cancel{\downarrow \cancel{\uparrow wr}} \\ Wy_1 \rightarrow Rx_1 \end{array} \quad \textcolor{green}{\checkmark}$$

- ▶ LDRF disables “reading the future”
 - ▶ Require $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
 - ⌚ Requires fences on ARMv8 and PowerPC
 - 😊 < 1% overhead on ARMv8
 - 😊 Compiler optimization unaffected
 - 😊 Understandable semantics (compare C11, Java)

Our Paper

- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported

Our Paper

- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported
- ▶ Inspiration:
 - ▶ Local Data Race Freedom (LDRF):
 - ▶ Dolan, Sivaramakrishnan, Madhavapeddy, PLDI 2018
 - ▶ Transactions in relaxed memory:
 - ▶ Dongol, Jagadeesan, Riely, POPL 2018
 - ▶ Chong, Sorensen, Wickerson, PLDI, 2018
 - ▶ Safe Privatization in Transactional Memory:
 - ▶ Khyzha, Attiya, Gotsman, Rinetzky PPoPP 2018

Our Paper


- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported
- ▶ Inspiration:
 - ▶ Local Data Race Freedom (LDRF):
 - ▶ Dolan, Sivaramakrishnan, Madhavapeddy, PLDI 2018
 - ▶ Transactions in relaxed memory:
 - ▶ Dongol, Jagadeesan, Riely, POPL 2018
 - ▶ Chong, Sorensen, Wickerson, PLDI, 2018
 - ▶ Safe Privatization in Transactional Memory:
 - ▶ Khyzha, Attiya, Gotsman, Rinetzky PPoPP 2018
- ▶ This talk:
 - ▶ *Implementation* model

Our Paper

- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported
- ▶ Inspiration:
 - ▶ Local Data Race Freedom (LDRF):
 - ▶ Dolan, Sivaramakrishnan, Madhavapeddy, PLDI 2018
 - ▶ Transactions in relaxed memory:
 - ▶ Dongol, Jagadeesan, Riely, POPL 2018
 - ▶ Chong, Sorensen, Wickerson, PLDI, 2018
 - ▶ Safe Privatization in Transactional Memory:
 - ▶ Khyzha, Attiya, Gotsman, Rinetzky PPoPP 2018
- ▶ This talk:
 - ▶ *Implementation* model
 - ▶ *Privatization idiom*

Our Paper

- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported
- ▶ Inspiration:
 - ▶ Local Data Race Freedom (LDRF):
 - ▶ Dolan, Sivaramakrishnan, Madhavapeddy, PLDI 2018
 - ▶ Transactions in relaxed memory:
 - ▶ Dongol, Jagadeesan, Riely, POPL 2018
 - ▶ Chong, Sorensen, Wickerson, PLDI, 2018
 - ▶ Safe Privatization in Transactional Memory:
 - ▶ Khyzha, Attiya, Gotsman, Rinetzky PPoPP 2018
- ▶ This talk:
 - ▶ *Implementation model*
 - ▶ *Privatization idiom*
 - ▶ Example of a *mixed race*:




Our Paper

- ▶ Local *Transactional* Race Freedom (LTRF)
 - ▶ Extend LDRF to handle transactions
 - ▶ *Transactional idioms* supported
- ▶ Inspiration:
 - ▶ Local Data Race Freedom (LDRF):
 - ▶ Dolan, Sivaramakrishnan, Madhavapeddy, PLDI 2018
 - ▶ Transactions in relaxed memory:
 - ▶ Dongol, Jagadeesan, Riely, POPL 2018
 - ▶ Chong, Sorensen, Wickerson, PLDI, 2018
 - ▶ Safe Privatization in Transactional Memory:
 - ▶ Khyzha, Attiya, Gotsman, Rinetzky PPoPP 2018
- ▶ This talk:
 - ▶ *Implementation model*
 - ▶ *Privatization idiom*
 - ▶ Example of a *mixed race*:
 - ▶ *Programmer model*



Synchronization Via Transactions (Store Buffering)


```
atomic { x:=1 }; atomic { q:=y }  
|| atomic { y:=1 }; atomic { r:=x }
```



- ▶ Strong Serializability
 - ▶ Transactions appear sequential
 - ▶ Respect program order (“real” time)

Synchronization Via Transactions (Store Buffering)

atomic { $x := 1$ }; atomic { $q := y$ }
|| atomic { $y := 1$ }; atomic { $r := x$ }




► Rules:

- $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}})$ (HB_{BASE})
- $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)

Synchronization Via Transactions (Store Buffering)

$$\parallel \quad \begin{array}{ll} x := 1 & ; \\ & q := y \\ y := 1 & ; \\ & r := x \end{array}$$



► Rules:


- ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}})$ (HB_{BASE})
- ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)

Prevents $Wx1 \rightarrow Wx2 \rightarrow Rx1 \times$



2+2W Litmus Test

atomic { $x := 1$ }; atomic { $y := 2$ }; atomic { $q := y$ }
|| atomic { $y := 1$ }; atomic { $x := 2$ }; atomic { $r := x$ }



► Rules:


- ▶ $\xrightarrow{\text{hb}}$ includes ($\longrightarrow \cup \xrightarrow{xwr} \cup \cancel{\xrightarrow{xww}}$) (HB_{BASE})
- ▶ $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{xrw}} \cup \cancel{\xrightarrow{wr}})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{rw}})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{ww}})$ irreflexive (COHERENCE)

Prevents $Wx1 \xrightleftharpoons[ww]{\cancel{}} Wx2 \quad X$

Publication

✓ By Dependency

$x := 1; \text{atomic} \{ y := 1 \}$
 $\parallel \text{atomic} \{ q := y \}; r := x$



► Rules:

- $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{-\text{ww}}$)
 - $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic
 - $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive
 - $(\xrightarrow{\text{hb}} ; \xrightarrow{-\text{ww}})$ irreflexive
- (HB_{BASE})
(CAUSALITY)
(OBSERVATION)
(COHERENCE)



Publication

✓ By Dependency

$x := 1; \text{atomic } \{ y := 1 \}$
|| $\text{atomic } \{ q := y \}; r := x$

✗ By Antidependency

$x := 1; \text{atomic } \{ q := y \}$
|| $\text{atomic } \{ y := 1 \}; r := x$



► Rules:

- ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww})$ (HB_{BASE})
- ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{rw})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{-ww})$ irreflexive (COHERENCE)

Implementation Model

► Rules:

- $\xrightarrow{\text{hb}}$ includes ($\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{ww}}}$) (HB_{BASE})
- $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}}, \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
- $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
- $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)

Implementation Model

- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes ($\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}}$) (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}}, \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)

- ◀ Satisfies SC-LTRF
- ◀ Validates many transactional idioms
 - ▶ Eg, Publication
- ◀ Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency

Implementation Model

- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes ($\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}}$) (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{xrw}}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{rw}}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)

- ➊ Satisfies SC-LTRF
- ➋ Validates many transactional idioms
 - ▶ Eg, Publication
- ➌ Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency
- ➍ Validates reorderings & optimizations (except Load Buffering)
- ➎ Efficient compilation to x86-TSO and ARMv8


Implementation Model

- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}})$ (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)

- 😊 Satisfies SC-LTRF
- 😊 Validates many transactional idioms
 - ▶ Eg, Publication
- 😊 Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency
- 😊 Validates reorderings & optimizations (except Load Buffering)
- 😊 Efficient compilation to x86-TSO and ARMv8
- 😢 Does not validate *privatization*


Proof Case For SC-LTRF: Switching Reads

$x := 1; \text{atomic } \{ x := 2 \}$
 $\parallel \text{atomic } \{ r := x \}$




- ▶ Let ρ be execution of top thread

Proof Case For SC-LTRF: Switching Reads

$$\begin{aligned} & x := 1; \text{atomic } \{ x := 2 \} \\ & \parallel \text{atomic } \{ r := x \} \end{aligned}$$



- ▶ Let ρ be execution of top thread, then add bottom read

Proof Case For SC-LTRF: Switching Reads

$$\begin{aligned} & x := 1; \text{atomic } \{ x := 2 \} \\ & \| \text{atomic } \{ r := x \} \end{aligned}$$



- ▶ Let ρ be execution of top thread, then add bottom read
- ▶ SC-LTRF requires that we find a sequential action with race

Proof Case For SC-LTRF: Switching Reads


$$\begin{array}{l} x := 1; \text{atomic } \{ x := 2 \} \\ \| \text{atomic } \{ r := x \} \end{array}$$


- ▶ Let ρ be execution of top thread, then add bottom read
- ▶ SC-LTRF requires that we find a sequential action with race

⌚ No Race After ρ




Proof Case For SC-LTRF: Switching Reads


$$\begin{aligned} &x := 1; \text{atomic } \{ x := 2 \} \\ &\parallel \text{atomic } \{ r := x \} \end{aligned}$$


- ▶ Let ρ be execution of top thread, then add bottom read
- ▶ SC-LTRF requires that we find a sequential action with race

😢 No Race After ρ



😊 Race After Prefix



Privatization

atomic { if !y then cheap(x) }
|| atomic { y:=1 }; expensive(x)


Privatization

```
atomic { if !y then x:=1 }
|| atomic { y:=1 }; x:=2
```

- ▶ Considered race free

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes ($\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{\text{xww}}$) (HB_{BASE})
 - ▶ ($\xrightarrow{\text{hb}}$ $\cup \xrightarrow{\text{xrw}}$ $\cup \xrightarrow{\text{wr}}$) acyclic (CAUSALITY)
 - ▶ ($\xrightarrow{\text{hb}}$; $\xrightarrow{\text{rw}}$) irreflexive (OBSERVATION)
 - ▶ ($\xrightarrow{\text{hb}}$; $\xrightarrow{\text{ww}}$) irreflexive (COHERENCE)

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{\text{xww}})$ (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (COHERENCE)

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww})$ (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{rw})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{-ww})$ irreflexive (COHERENCE)

Privatization

atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$




- ▶ Considered race free
- ▶ Rules:

- ▶ \xrightarrow{hb} includes ($\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww}$) (HB_{BASE})
- ▶ $(\xrightarrow{hb} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{hb}; \xrightarrow{rw})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{hb}; \xrightarrow{-ww})$ irreflexive (COHERENCE)
- ▶ \xrightarrow{hb} includes $(\xrightarrow{-ww} \cap (\xrightarrow{xrw} ; \xrightarrow{hb}))$ (HB_{WW})

Privatization

atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$




- ▶ Considered race free
- ▶ Rules:

- ▶ \xrightarrow{hb} includes $(\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww})$ (HB_{BASE})
- ▶ $(\xrightarrow{hb} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{hb} ; \xrightarrow{rw})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{hb} ; \xrightarrow{-ww})$ irreflexive (COHERENCE)
- ▶ \xrightarrow{hb} includes $(\xrightarrow{-ww} \cap (\xrightarrow{xrw} ; \xrightarrow{hb}))$ (HB_{WW})

- ▶ SC-LTRF requires we find SC execution with a race

Privatization

atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:


- ▶ \xrightarrow{hb} includes $(\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww})$ (HB_{BASE})
- ▶ $(\xrightarrow{hb} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{hb} ; \xrightarrow{rw})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{hb} ; \xrightarrow{-ww})$ irreflexive (COHERENCE)
- ▶ \xrightarrow{hb} includes $(\xrightarrow{-ww} \cap (\xrightarrow{xrw} ; \xrightarrow{hb}))$ (HB_{WW})

- ▶ SC-LTRF requires we find SC execution with a race

$$Ry0 \xrightarrow{xrw} Wy1 \Rightarrow Wx1 \xrightarrow{ww} Wx2$$

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{xwr} \cup \xrightarrow{-xww})$ (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{xrw} \cup \xrightarrow{wr})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{rw})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{-ww})$ irreflexive (COHERENCE)
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\xrightarrow{-ww} \cap (\xrightarrow{xrw} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
- ▶ SC-LTRF requires we find SC execution with a race
 $Ry0 \xrightarrow{xrw} Wy1 \Rightarrow Wx1 \xrightarrow{ww} Wx2 \Rightarrow Wx1 \xrightarrow{\text{hb}} Wx2$ 😞

Privatization


atomic { if !y then $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



- ▶ Considered race free
- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{\text{xww}})$ (HB_{BASE})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (COHERENCE)
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\xrightarrow{\text{ww}} \cap (\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
 - ▶ $(\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (ANTI_{WW})
- ▶ SC-LTRF requires we find SC execution with a race
 $Ry0 \xrightarrow{\text{xrw}} Wy1 \Rightarrow Wx1 \xrightarrow{\text{ww}} Wx2 \Rightarrow Wx1 \xrightarrow{\text{hb}} Wx2$ 😞

Privatization: Order Can Cascade

atomic { if $!y$ then $x := 1$ }
|| atomic { $y := 1$; atomic { if $!y'$ then $x' := 1$ } }
|| atomic { $y' := 1$; $x' := 2$; $x := 2$



► Rules:

- ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{\text{xww}})$ (HB_{BASE})
- ▶ $\xrightarrow{\text{hb}}$ includes $(\xrightarrow{\text{ww}} \cap (\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
- ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (COHERENCE)
- ▶ $(\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (ANTI_{WW})

Programmer Model

► Rules:

- $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}})$ (HB_{BASE})
- $\xrightarrow{\text{hb}}$ includes $(\cancel{\xrightarrow{\text{ww}}} \cap (\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
- $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{xrw}}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
- $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{rw}}})$ irreflexive (OBSERVATION)
- $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)
- $(\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (ANTI_{WW})

Programmer Model

- ▶ Rules:

- ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}})$ (HB_{BASE})
- ▶ $\xrightarrow{\text{hb}}$ includes $(\cancel{\xrightarrow{\text{ww}}} \cap (\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
- ▶ $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{xrw}}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{rw}}})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)
- ▶ $(\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (ANTI_{WW})

- ◀ Satisfies SC-LTRF
- ◀ Validates many more transactional idioms
 - ▶ Eg, Publication, *Privatization*
- ◀ Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency

Programmer Model

- ▶ Rules:

- ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \cancel{\xrightarrow{\text{xww}}})$ (HB_{BASE})
- ▶ $\xrightarrow{\text{hb}}$ includes $(\cancel{\xrightarrow{\text{ww}}} \cap (\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
- ▶ $(\xrightarrow{\text{hb}} \cup \cancel{\xrightarrow{\text{xrw}}} \cup \cancel{\xrightarrow{\text{wr}}})$ acyclic (CAUSALITY)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{rw}}})$ irreflexive (OBSERVATION)
- ▶ $(\xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (COHERENCE)
- ▶ $(\cancel{\xrightarrow{\text{xrw}}} ; \xrightarrow{\text{hb}} ; \cancel{\xrightarrow{\text{ww}}})$ irreflexive (ANTI_{WW})

- 😊 Satisfies SC-LTRF
- 😊 Validates many *more* transactional idioms
 - ▶ Eg, Publication, *Privatization*
- 😊 Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency
- 😐 Overtuned to one idiom?


Programmer Model

- ▶ Rules:
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\longrightarrow \cup \xrightarrow{\text{xwr}} \cup \xrightarrow{\text{xww}})$ (HB_{BASE})
 - ▶ $\xrightarrow{\text{hb}}$ includes $(\xrightarrow{\text{ww}} \cap (\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}}))$ (HB_{WW})
 - ▶ $(\xrightarrow{\text{hb}} \cup \xrightarrow{\text{xrw}} \cup \xrightarrow{\text{wr}})$ acyclic (CAUSALITY)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{rw}})$ irreflexive (OBSERVATION)
 - ▶ $(\xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (COHERENCE)
 - ▶ $(\xrightarrow{\text{xrw}} ; \xrightarrow{\text{hb}} ; \xrightarrow{\text{ww}})$ irreflexive (ANTI_{WW})


- 😊 Satisfies SC-LTRF
- 😊 Validates many more transactional idioms
 - ▶ Eg, Publication, *Privatization*
- 😊 Does not overconstrain implementation
 - ▶ Eg, No publication by antidependency
- 😢 Overtuned to one idiom?
- 😢 Validates reorderings & optimizations (except Load Buffering)
- 😢 Efficient compilation to x86-TSO and ARMv8

Programmer Model Invalidates Store Buffering

```
z := 1; atomic { if !y then x := 1 }  
|| atomic { y := 1 }; x := 2; r := z
```




```
z := 1; atomic { if !y then x := 1 }  
|| atomic { y := 1 }; r := z; x := 2
```




Programmer Model Invalidates Store Buffering

```
z := 1; atomic { if !y then x := 1 }  
|| atomic { y := 1 }; x := 2; r := z
```




```
z := 1; atomic { if !y then x := 1 }  
|| atomic { y := 1 }; r := z; x := 2
```




In Paper

- ▶ Details
 - ▶ Lifting
 - ▶ Aborted/Live transactions
- ▶ Programmer Model \Rightarrow Implementation Model
 - ▶ Quiescent Fences
- ▶ Variant Programmer Models

Aborted Transactions



Coherence




WW Variants

$\xrightarrow{\text{hb}}$ includes $\cancel{\xrightarrow{\text{ww}}}$ $\cap (\cancel{\xrightarrow{\text{xrw}}}; \xrightarrow{\text{hb}})$ (HB_{ww})

$(\cancel{\xrightarrow{\text{xrw}}}; \xrightarrow{\text{hb}}; \cancel{\xrightarrow{\text{ww}}})$ is irreflexive. $(\text{ANTI}_{\text{ww}})$


atomic { $r := y$; $x := 1$ }
|| atomic { $y := 1$ }; $x := 2$



$\xrightarrow{\text{hb}}$ includes $\cancel{\xrightarrow{\text{ww}}}$ $\cap (\xrightarrow{\text{hb}}; \cancel{\xrightarrow{\text{xrw}}})$ (HB'_{ww})

$(\xrightarrow{\text{hb}}; \cancel{\xrightarrow{\text{xrw}}}; \cancel{\xrightarrow{\text{ww}}})$ is irreflexive. $(\text{ANTI}'_{\text{ww}})$

$x := 1$; atomic { $r := y$ }
|| atomic { $x := 2$; $y := 1$ }




RW Variants

$\xrightarrow{\text{hb}}$ includes $\xrightarrow{\text{rw}}$ $\cap (\xrightarrow{\text{xrw}}$; $\xrightarrow{\text{hb}})$ (HB_{RW})

$(\xrightarrow{\text{xrw}}$; $\xrightarrow{\text{hb}}$; $\xrightarrow{\text{rw}})$ is irreflexive $(\text{ANTI}_{\text{RW}})$

atomic { $r := y$; $q := x$ }

\parallel atomic { $y := 1$ }; $x := 1$




$\xrightarrow{\text{hb}}$ includes $\xrightarrow{\text{rw}}$ $\cap (\xrightarrow{\text{hb}}$; $\xrightarrow{\text{xrw}})$ (HB'_{RW})

$(\xrightarrow{\text{hb}}$; $\xrightarrow{\text{xrw}}$; $\xrightarrow{\text{rw}})$ is irreflexive. $(\text{ANTI}'_{\text{RW}})$

$q := x$; atomic { $r := y$ }


\parallel atomic { $x := 1$; $y := 1$ }



WR Variants

$\xrightarrow{\text{hb}}$ includes $\xrightarrow{\text{wr}} \cap (\xrightarrow{\text{xrw}}, \xrightarrow{\text{hb}})$ (HB_{WR})

atomic { $r := y; x := 1$ }
|| atomic { $y := 1$ }; $q := x$



$\xrightarrow{\text{hb}}$ includes $\xrightarrow{\text{wr}} \cap (\xrightarrow{\text{hb}}, \xrightarrow{\text{xrw}})$ (HB'_{WR})

$x := 1$; atomic { $r := y$ }
|| atomic { $q := x; y := 1$ }

